pyverilog
Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator
v1.3.0by Shinya Takamaeda-YamazakiApache License 2.0
No known vulnerabilities in the latest version
Exclude CI/CDPRO
Best Day
11.2K
Mar 4
Worst Day
475
Mar 29
Peaks On
Weds
6.4K avg
Quietest
Suns
2.2K avg
Download Trend
Badge
Markdown
[](/packages/pyverilog)
HTML
<a href="/packages/pyverilog"><img src="/api/badges/pyverilog?period=month" alt="PyPI Stats"></a>