Compile SystemRDL into a SystemVerilog control/status register (CSR) block
No known vulnerabilities in the latest version
[](/packages/peakrdl-regblock)
<a href="/packages/peakrdl-regblock"><img src="/api/badges/peakrdl-regblock?period=month" alt="PyPI Stats"></a>